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ABSTRACT
A new photovoltaic (PV) array power converter circuit is presented. The salient features of this
inverter are: transformerless topology, grounded PV array, and only film capacitors. The motivations are
to reduce cost, eliminate leakage ground currents, and improve reliability. The use of Silicon Carbide
(SiC) transistors is the key enabling technology for this particular circuit to attain good efficiency.
Traditionally, grid connected PV inverters required a transformer for isolation and safety. The
disadvantage of high frequency transformer based inverters is complexity and cost. Transformerless
inverters have become more popular recently, although they can be challenging to implement because of
possible high frequency currents through the PV array’s stay capacitance to earth ground. Conventional
PV inverters also typically utilize electrolytic capacitors for bulk power buffering. However such capacitors
can be prone to decreased reliability.
The solution proposed here to solve these problems is a bi-directional buck boost converter
combined with half bridge inverters. This configuration enables grounding of the array’s negative terminal
and passive power decoupling with only film capacitors.
Several aspects of the proposed converter are discussed. First a literature review is presented
on the issues to be addressed. The proposed circuit is then presented and examined in detail. This
includes theory of operation, component selection, and control systems. An efficiency analysis is also
conducted. Simulation results are then presented that show correct functionality. A hardware prototype is
built and experiment results also prove the concept. Finally some further developments are mentioned.
As a summary of the research a new topology and control technique were developed. The
resultant circuit is a high performance transformerless PV inverter with upwards of 97% efficiency.
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Chapter 1
INTRODUCTION
Presented here is a study of a novel transformerless inverter that utilizes only film type capaci-
tors. The objective is to create an improved power inverter circuit. In [1] the inverter is identified as the
least reliable component of a PV array system. In [2] reliable capacitors and transformerless topologies
are identified as “examples of opportunities that will contribute to cost and performance improvements.”
The new inverter topology is evaluated analytically, in simulation, and with hardware at various
time scales. First some background is presented on transformerless inverters and power decoupling
in context of single phase PV array inverters. The proposed converter functionality is discussed along
with some criteria for selecting components. A control system is then developed to meet operating
and performance objectives. An analytic prediction of efficiency is also presented. The design is then
thoroughly validated in simulation. Finally a prototype is constructed and tested to prove the concept.
Results show the proposed circuit is a viable solution.
1.1 Background
Solar electric systems have become more popular in recent years [3]. Lower purchase cost and
improved reliability are important design objectives for greater acceptance into the market.
Reduced cost may be accomplished with simple circuitry. Transformerless type inverters result
in reduced size, complexity, and weight along with improved efficiency. According to [4], transformerless
topologies are on average about 2% more efficient. Safety codes for PV inverters have been modified
in the US to permit such inverters provided that they include certain protection features [5]. However
transformerless inverters are not trivial circuits to implement because of possible leakage ground currents
through the PV panels.
Improved reliability (long term value) is also beneficial to the customer and manufacturer. In-
verter reliability may be improved through the use of film type capacitors. However this is not always
possible in single phase inverters because of power decoupling requirements. This research attempts to
address both the transformerless inverter ground currents and power decoupling issues.
1.1.1 Single Phase Transformerless PV Inverters
Single phase inverters can have problems associated with high frequency leakage currents
through the array’s stray capacitance to earth ground. A typical H-bridge power inverter is illustrated in
1
Figure 1.1. The PV array is depicted as a DC voltage source and the stray capacitances of the array to
earth are also shown. Instantaneous switching states are depicted in Figure 1.2 for the H-bridge inverter
operating with uni-polar modulation in the positive half cycle. It can be seen the array’s positive and
negative terminals are alternately switched to earth potential; this leads to dangerous currents through
the stray capacitance of the PV array. Eliminating these currents is a design objective of transformerless
inverters.
v
Figure 1.1: H-bridge Power Inverter
1t 2t
3t 4t
Figure 1.2: H-bridge Inverter Unipolar Modulation Switching States
1.1.2 Single Phase Inverter Power Decoupling
Another important aspect of single phase inverters is decoupling the instantaneous input and
output power. A black box depiction of such an inverter is shown in Figure 1.3 with the grid voltage and
2
current given by (1.1) and (1.2) respectively. Losses are assumed negligible for this discussion.
g
PV g
PV
Figure 1.3: Inverter as a Black Box
vg(t) = Vg cos(ωt) (1.1)
ig(t) = Ig cos(ωt+ φ) (1.2)
Instantaneous power fed to the grid should include both constant and oscillating terms (1.3).
Figure 1.4 illustrates the average and oscillating components of power fed to the grid.
pg(t) =
VgIg cos(φ)
2
+
VgIg cos(2ωt+ φ)
2
(1.3)
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Figure 1.4: Average and Instantaneous Power Delivered to Grid
Instantaneous power drawn from the array should be constant for efficient Maximum Power
Point Tracking (MPPT). The array’s input voltage will be regulated essentially constant at the maximum
3
power point and so the input current should also be constant. Figure 1.5 illustrates the desired instanta-
neous input power waveform.
ppv(t) = vpvipv = k (1.4)
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Figure 1.5: Desired Instantaneous Power from PV Array
An energy buffer is required to absorb the double line frequency component of (1.3). Typically
large electrolytic capacitors are utilized for this purpose. However the electrolyte within these capacitors
may evaporate over time leading to reduced reliability, especially at elevated temperatures. It is thus
desirable to decouple the oscillating power of single phase inverters with energy storage elements other
than electrolytic capacitors.
1.2 Literature Review
A sufficient literature review was conducted. This mostly included topics from transformerless
topologies and power decoupling of inverters.
1.2.1 Single Phase Transformerless PV Inverters
As previously mentioned, a practical transformerless PV inverter must avoid high frequency,
common mode, ground currents through the PV array’s stray capacitance to earth ground. Such currents
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can be reduced with a large common mode filter; although in this discussion other solutions will be
evaluated.
Many circuits have been developed to mitigate such stray currents. Some solutions directly
connect the PV negative terminal to earth through the inverter. Other circuits have only DC or low
frequency AC potential of the array relative to earth ground. The best solutions have little or no stray
currents while maintaining high efficiency and low cost. A review of some past research on this topic is
presented in [4] [6], [7], [8], [9], [10], [11], [12], [13], [14], [15], [16], and [17].
Before listing the common transformerless inverters, it is important to note that this is not nec-
essarily a side by side comparison, just a topology review. Some inverters require an additional boost
converter and some do not. Also different countries have different residential grid voltage configurations.
The half bridge (two level) inverter is probably the simplest solution. This circuit is not necessar-
ily the most efficient though. Figure 1.6 shows an example of a half bridge inverter. In such a circuit, the
PV array is at DC potential relative to earth. The multi-level variation of the half bridge inverter [18], [19],
and [20], illustrated in Figure 1.7, is more efficient yet more expensive.
Figure 1.6: Half Bridge Inverter
It is also possible to eliminate ground currents by directly connecting the negative PV terminal to
earth ground. Such circuits are sometimes referred to as double grounded inverters. The simplest double
grounded inverter is the half bridge inverter with generation control as mentioned in [9] and [21]. This
topology illustrated in Figure 1.8 requires two PV arrays to maintain a sufficient potential and balance on
the net DC link. Another double grounded transformerless inverter is the Karschny inverter [22] illustrated
5
Figure 1.7: Three Level Version of Half Bridge
in Figure 1.9. Other double grounded inverters are listed in reference [23].
Figure 1.8: Half Bridge Inverter with Bi-directional Buck Boost Converter and Generation Control
Variations of the H-bridge inverter with uni-polar modulation are more common. These cir-
cuits are popular because the three voltage levels lead to reduced inductor requirements and improved
efficiency. The HERIC [24], and the H5 [25] inverters are such solutions that require additional semicon-
ductors to provide alternative freewheeling current paths. The HERIC topology of Figure 1.10, provides
an alternative current path at the grid side during zero voltage instants. This enables switching off the
6
Figure 1.9: Double Grounded Karschny Inverter
entire H-bridge during the zero state which greatly reduces leakage currents through the array. Another
protected topology is the H5 inverter of Figure 1.11. The top two transistors of the H-bridge are utilized
for the zero state. The extra switch at the input to the bridge is switched off during the zero state to
reduce ground currents. The H-bridge variations are discussed in more detail along with an efficiency
summary in [8].
Figure 1.10: HERIC Inverter
Other variations of the H-bridge are illustrated here. The H6 with AC bypass [26] is shown in
Figure 1.12. The H6 with DC bypass [11] is shown in Figure 1.13. Other H6 variations are reported
in [17]. The full bridge with DC bypass [7] is illustrated in Figure 1.14.
A few more interesting transformerless circuits are shown here. The “virtual DC bus” [13],
illustrated in Figure 1.15, is a flying capacitor type of circuit and is also double grounded. A dual buck
converter circuit is described in [27] and illustrated in Figure 1.16. This circuit has two separate step
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Figure 1.11: H5 Inverter
Figure 1.12: H6 Inverter with AC Bypass
down converters to regulate current in each half of the wave. A current source transformerless inverter
is discussed in [28]. Reference [29] proposes an interesting circuit to establish a net DC link.
1.2.2 Single Phase Inverter Power Decoupling
Reference [30] presents a summary of various approaches to power buffering in single phase
PV inverter applications. Power decoupling is categorized based upon where the decoupling circuit is
placed within the converter. This may be at the PV side, on the DC link (for multi-stage converters), or at
the AC side of the converter.
A basic parallel active power filter on the PV side is illustrated in Figure 1.17 and described
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Figure 1.13: H6 Inverter with DC Bypass Inverter
Figure 1.14: Full Bridge with DC Bypass
in [31], [32], and [33]. Here instantaneous current is regulated through a separate converter such that
there is essentially no current or voltage ripple seen by the PV array. This approach is effective yet has
drawbacks such as increased cost and reduced overall efficiency. This type of power buffer could also be
placed across the DC link of a multi-stage converter, or connected through a multi-port transformer [34].
Reference [35] also describes power decoupling on the DC link.
Furthermore as reported in [36] and [37], active power decoupling may also be implemented on
the AC side. This method is similar in concept to the parallel active filters previously discussed although
more complicated because of AC currents and voltages.
Another power decoupling technique is to permit a large double line frequency voltage ripple
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Figure 1.15: Virtual DC Link Transformerless Inverter
Figure 1.16: Dual Buck Converter Inverter
across the DC link capacitor [38]. This is considered a passive approach. For a given current ripple to
be absorbed (ic), a larger voltage ripple (vc) will allow a reduced size link capacitor according to (1.5).
However slight modifications to the inverter control loop are necessary to avoid grid current distortions
[30], [38], and [39].
C = ic
dt
dvc
(1.5)
1.3 Proposed Power Circuit
The proposed converter of this study is illustrated in Figure 1.18. This circuit is a combination of
a bi-directional buck-boost converter and two half-bridge inverters [40]. The PV array is represented by
the current source i4.
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Figure 1.17: Parallel Active Power Decoupling
This inverter would supply a split phase circuit that is comprised of two 120 V RMS (relative to
earth ground) lines that are 180◦ out of phase. Also this version would work with a series connected PV
array such that the minimum input operating voltage is about 200 V DC and the maximum (open circuit)
input voltage is about 550 V DC. 3R
1Q
2Q
3Q
4Q
1C
4i
1L
1v
1R
2C 2v
1i
6Q
5Q
5v
2i
3i
6v
2L
3L
2R
3R
xv
1q 3q2q
Figure 1.18: Split Phase Version of Proposed Topology
The inverter would be wired as an ungrounded array; although the PV array’s negative terminal
would be at earth potential through the neutral line of the inverter. This essentially eliminates the possi-
bility of ground currents. However NEC and IEC requirements for transformerless, ungrounded systems
would have to be satisfied; this includes a Ground Fault Detector Interrupter (GFDI) [41].
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Figure 1.19: Wiring Configuration for Ungrounded PV String Inverter
1.3.1 Theory of Operation
From an average system perspective the buck-boost converter is responsible for regulating the
input voltage (v2) constant. The buck boost converter also establishes a net DC link that is at most
twice the input voltage. Furthermore the bi-directional capability of the buck boost converter enables
the bottom side capacitor (C1) to buffer grid power pulsations. Since C1 is completely decoupled from
the PV array, a large voltage ripple may be permitted across this capacitor leading to reduced capaci-
tance requirement. Under normal operation the average voltage across C1 will be regulated constant to
maintain energy balance while allowing significant (double line frequency) voltage swings. This power
decoupling configuration enables tight regulation of the input voltage (v2) for efficient MPPT [42].
This topology is built upon past research. Specifically the concept of establishing the net DC
link with the buck boost converter is borrowed from [43] and [44]. These circuits utilize a uni-directional
buck-boost converter with no consideration of power decoupling. The bi-directional buck boost converter
is borrowed from reference [21] and [45] where it is used for balancing under partial shaded conditions.
An example of power decoupling by permitting large voltage swings on the DC link capacitor is discussed
in [38].
This circuit solves the challenges of ground currents and power decoupling in a simple manner.
Also this circuit does not require additional semiconductors of typical transformerless inverters because
the negative terminal of the PV array is at ground potential. Inefficient active power decoupling is not
necessary because the power buffer capacitor is separate from the PV array.
1.3.2 Other Variations
Other arrangements of the proposed topology are also possible. The single phase version of
Figure 1.20 is essentially the same. The three phase version is similar to the circuit proposed in [43] and
12
is capable of low frequency power decoupling in the case of unbalanced grid conditions.
PV
g
Figure 1.20: Single Phase Version of Proposed Topology
PVi
gv
PVi
Figure 1.21: Three Phase Version of Proposed Topology
1.3.3 Neutral Currents
This split phase version is capable of supplying neutral currents (unbalanced AC network) if
necessary. However it is desirable to keep the neutral current zero. The inverter section, as illustrated
in Figure 1.18, can actually be considered as two separate converters because each power pole has a
separate path to neutral. High frequency neutral currents can be canceled by phase shifting the Pulse
Width Modulation (PWM) carrier signals of the half bridge inverters by 180◦. The magnitude of the
waveforms in the following image are unitless.
A simulation was conducted to show this; instantaneous waveforms are shown in Figure 1.23 at
the peak of the current wave. The PWM signals for the top side transistors of each half bridge inverter
are shown along with instantaneous inductor currents. The neutral current is shown in the bottom trace.
Low frequency neutral current is also illustrated in Figure 1.24 at startup and in presence of an
unbalanced current reference step at .1 seconds. Under normal operation, the neutral current is zero.
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Figure 1.22: PWM Carrier Waveforms for Split Phase Inverter
Figure 1.23: High Frequency Inductor and Neutral Currents
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Figure 1.24: Neutral Current of Split Phase Inverter at Start Up and Unbalanced Operation
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Chapter 2
ENERGY STORAGE COMPONENTS
Identifying appropriate components is an important aspect of hardware design and concept
validation. Some basic guidelines are presented here to select the power inductors and capacitors of
the proposed transformerless inverter. The converter to be built is illustrated again along with stray
resistances, reference designators, and average state variable definitions.3R
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Figure 2.1: Power Circuit Prototype with Reference Designators
2.1 Buck Boost Inductor (L1)
A first approach to calculating the buck boost inductance is with the permitted ripple current. The
inductor current peak-peak ripple magnitude (∆I1) can be written in terms of both capacitor voltages,
switching frequency, and inductance. The voltages here are the average, constant approximations.
∆I1 =
V1V2
(V1 + V2)fswL1
(2.1)
For a fixed inductance, this equation is illustrated in Figure 2.2 at 40 kHz switching frequency.
The worst case occurs when both DC link capacitors are at maximum voltage.
With (2.1), the inductance can be found as a function of permitted peak to peak ripple current. As
an example, with a peak-peak ripple current of 14A and maximum input voltage of 550V , an inductance
of about 500 uH is required.
Furthermore the inductance has an effect on the poles of the system. For control design pur-
poses discussed later, it is desirable to locate the system resonance below the open loop crossover.
Figure 2.3 shows the transfer characteristics of d1 to v2 and how increased inductance results in re-
duced resonant frequency.
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Figure 2.2: Buck Boost Inductor Current Ripple at Several Voltages
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Figure 2.3: The Effect of Buck Boost Inductance on Frequency Response (d1 to v2)
Also the peak flux density is a parameter to consider when selecting this inductor. Later in the
efficiency section, it is shown that core losses are very much a function of flux density. Increasing the
inductance results in reduced peak flux density and reduced core losses.
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2.2 Bottom Side Capacitor (C1)
There are several conflicting objectives when selecting the bottom side capacitance. A small
capacitance is desirable such that a film capacitor may be utilized. However the capacitor cannot be
made too small because it must absorb the double line frequency power ripple without excessive voltage
swings. Some trade-offs are discussed. It is assumed only the double line frequency ripple current is
present.
The capacitor voltage can be written in terms of average (V1) and low frequency ripple magni-
tude (V1r) components.
v1(t) = V1 + V1r sin(2ωt) (2.2)
The capacitor voltage squared includes both constant and time varying components:
v21(t) = V
2
1 + 2V1V1r sin(2ωt) +
V 21r
2
− V
2
1r
2
cos(4ωt) (2.3)
The capacitor voltage squared can also be found by first equating the capacitor’s instantaneous
power to the grid instantaneous power ripple (1.3). Here the grid voltage (Vg) is actually twice the voltage
of each phase leg (equivalent to a single phase circuit).
pC1(t) =
d
dt
(
1
2
C1v
2
1(t)
)
=
VgIg cos(2ωt)
2
(2.4)
Integrating then gives another expression for the capacitor voltage squared.
v21(t) =
VgIg
2ωC1
sin(2ωt) (2.5)
Equating the magnitude of the double line frequency component from (2.3) to the magnitude of
(2.5) gives the capacitance in terms of the average capacitor voltage, capacitor voltage ripple magnitude,
and grid voltage/current magnitudes. This equation was verified to be correct in both experiment and
simulation.
C1 =
VgIg
4ωV1V1r
(2.6)
Equation (2.6) is illustrated in Figure 2.4 for several average voltage conditions at the maximum
output power of 1 kV A. Increasing the average (V1) or ripple (V1r) components results in reduced
capacitance requirements. These plots may be used to select a capacitance for the bottom side DC link.
Reference [38] states a ripple of up to 25% is possible without causing grid current distortion. This was
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verified to be true in simulation when the average capacitor voltage is only slightly greater than the peak
grid voltage.
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Figure 2.4: C1 Ripple Magnitude as Percentage of Average Voltage
Since the bottom side capacitor is decoupled from the input, its average voltage may be set
arbitrarily or scheduled. This is an aspect that may be studied in more detail. A greater average voltage
permits more voltage ripple and smaller capacitance requirement. However the average voltage cannot
be increased too much because this increases switching and inductor losses and also may result in
excessive voltages across the transistors. Also the capacitance cannot be reduced too much because
of transient behaviour at start up. An optimum solution may exist.
The capacitor should also have sufficient current carrying capacity. The low frequency average
capacitor ripple current can be found by first combining (2.2) and (2.6) to attain an expression for the
capacitor’s time varying ripple voltage. The current is then the first derivative of the voltage multiplied by
the capacitance.
v1r(t) =
VgIg
4C1ωV1
sin(2ωt) (2.7)
iC1(t) = C1
dv1r
dt
=
VgIg
2V1
cos(2ωt) (2.8)
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2.3 Top Side Capacitor (C2)
The top side capacitor (C2) must only absorb high frequency ripple of the buck boost and in-
verter stages. Although once again it cannot be made too small because of startup and other abnormal
transient conditions. The required capacitance can be found from the buck boost converter current ripple
(∆I1), permitted voltage ripple (∆V2), and on time (∆T ).
C2 =
∆I1∆T
∆V2
(2.9)
Similar to the buck boost inductance, the input capacitance has an effect on the eigenvalues of
the plant for the input voltage control system. Figure 2.5 shows how increased capacitance results in
reduced resonant frequency and lower bandwidth requirements.
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Figure 2.5: Frequency Response Variations with Change of Input Capacitance
2.4 Inverter Output Filter (L2 and L3)
One approach to select the inverter inductor is with maximum ripple current. This will be shown
for the inductor associated with phase one. The average duty ratio of one half bridge (one phase leg)
from Figure 2.1 is approximately a function of DC link capacitor voltages and instantaneous grid voltage
(v5).
d2 ≈ v5 + V1
V2 + V1
(2.10)
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The required inductance is a function of instantaneous voltage across the inductor (V2 − v5),
duty ratio (d2), and permitted ripple (∆I2). The worst case condition occurs when the grid is at zero
volts and the capacitors are at maximum voltage.
L2 =
(V2 − v5)d2
∆I2fsw
(2.11)
Inserting (2.10) into (2.11), and setting v5 to zero, the required inductance is a function of ripple
current.
L2 =
(
V2
∆I2fsw
)(
V1
V2 + V1
)
(2.12)
With the maximum set to 10 A at 550 V , the inductor peak-peak ripple current is shown below
over half the fundamental period for several average voltages. Here both capacitor voltages are assumed
to be equal.
0 1 2 3 4 5 6 7 8
x 10-3
1
2
3
4
5
6
7
8
9
10
11
Time (s)
R
ip
pl
e 
cu
rr
en
t (
A
)
 
 
V2 = 200
V2 = 300
V2 = 400
V2 = 500
V2 = 600
Student Version of MATLAB
Figure 2.6: Time Varying Inverter Peak Ripple Current (∆I2) at Several Input Voltages
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Chapter 3
CONTROL SYSTEM
Control systems were developed for the buck boost converter and inverter circuits. The most
important requirement is to maintain energy balance by regulating the average voltage across both ca-
pacitors. Also the converter should provide distortion free current to the grid. Before exploring the control
systems for the circuit, a simple PV array model is presented because it should be considered for the
input voltage control system.
3.1 Photovoltaic Array Model
A PV cell, panel, or array of panels can be modeled with sufficient accuracy with the circuit
illustrated in Figure 3.1 [46] [47]. The current source Iph is the photon current at a particular temperature
and irradiance (3.1). The diode current is given by equation (3.2). Parameters used in this study are
listed in Table 3.1.
phi
sR
shR pvC pvv
di
dv
Figure 3.1: Equivalent Circuit of PV Panel
Iph = (Isc +KI ∗∆T ) ∗ G
Gnom
(3.1)
Id = Io
(
e
qVd
akTNpNs − 1
)
(3.2)
Io = Io_nom
(
Tnom
T
)3
e(
qEg
akT (
1
Tnom
− 1T )) (3.3)
Io_nom =
Isc
e(
.622q
akT −1)
(3.4)
This model was verified in simulation by sweeping the terminal voltage from short circuit to open
circuit at nominal temperature. The performance plot is shown in Figure 3.3.
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Table 3.1: Parameters for Photovoltaic Array Model
DESCRIPTION SYMBOL VALUE
Number of cells in one panel Ns 54
Number of panels Np 12
Short circuit current Isc 8.33A
Open circuit voltage Voc 33.6 V
Nominal temperature Tnom 298.15K
Temperature difference from nominal (T − Tnom) ∆T K
Nominal irradiance Gnom 1000W/m2
Irradiance G W/m2
Series resistance of array Rs .212×Np Ω
Shunt resistance of array Rsh 400×Np Ω
Capacitance of array Cpv 1e−8 ×Np F
Temperature coefficient KI .055e−2
Electron charge q 1.60218e−19 C
Material bandgap Eg 1.12 eV
Boltzman constant k 1.38e−23 J/K
Ideality factor a 1.2
I I1 Rsh
Rs
C1f(u)
Fcn
f(u)
Fcn1
D1V Vm1
A
Am1
irradiance
i_out
V
voltage
Figure 3.2: Simulation Diagram of PV Array
3.2 Buck Boost Control System
First a regulator was configured to clamp the input DC voltage (v2) when subject to external
currents. The complete buck boost converter closed loop control system is illustrated in Figure 3.4.
3.2.1 Buck Boost Plant
The bi-directional buck boost converter is illustrated in Figure 3.5 with the input PV current
represented by i4 and Norton resistance is R0. Currents associated with the inverter stage are grouped
together as low frequency disturbances i5 and i6. The circuit can be redrawn with average quantities
(Figure 3.6) and as a state equation (3.5). The state vector is x =
[
v1 v2 i1
]T
, and the input vector
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Figure 3.3: Simulation VI Plot of PV Array
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Figure 3.4: Buck Boost Control Loop
is u =
[
d1 i4 i5 i6
]T
.
f(x, u) =

C1v˙1
C2v˙2
L1i˙1
 =

−i1 + d1i1 + i6
i4 + d1i1 − i5 − v2/R0
−d1v2 − i1R1 + v1 − d1v1
 (3.5)
The average model was validated in simulation under open loop conditions while subjected
to various input steps. Figure 3.7 shows the state variables of the average model compared with the
switching model while subject to a duty ratio step at 2.5 seconds. The dashed trace is the average
model.
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Figure 3.5: Switching Model of Buck Boost Converter
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Figure 3.6: Average Model of Buck Boost Converter
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Figure 3.7: Buck Boost Average Plant Validated Against Switching Model
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Linearization of (3.5) results in a state space model (3.8) for control design.
Ap = Y
−1 ∂f
∂x
∣∣∣∣
(xe,ue)
(3.6)
Bp = Y
−1 ∂f
∂u
∣∣∣∣
(xe,ue)
(3.7)
Ap = Y
−1

0 0 (d1 − 1)
0 −1/R0 d1
(1− d1) −d1 −R1

(xe,ue)
Bp = Y
−1

i1 0 0 1
i1 1 −1 0
−(v1 + v2) 0 0 0

(xe,ue)
Cp =
[
0 −1 0
]
Dp =
[
0
]
(3.8)
Where Y = diag (C1 C2 L1). The C matrix is shown negated such that a positive relationship
exists between d1 and v2. The linear plant can also be written with the B matrix decomposed such that
disturbances may be evaluated separately.
x˙ = Apx+Bp1d1 +Bp2i4 +Bp3i5 +Bp4i6 (3.9)
Where
Ap =

0 0 (1/C1)(d1 − 1)
0 −1/(C2R0) d1/C2
(1/L1)(1− d1) −d1/L1 −R1/L1

(xe,ue)
(3.10)
Bp1 =

i1/C1
i1/C2
−(v1 + v2)/L1

(xe,ue)
(3.11)
Bp2 =

0
1/C2
0
 (3.12)
Bp3 =

0
−1/C2
0
 (3.13)
Bp4 =

1/C1
0
0
 (3.14)
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Equilibrium solutions were found with Maple computer algebra software. The linear plant was
then evaluated at the equilibrium points. The worst case phase lag was found to occur at zero PV current.
Figure 3.8 shows the buck boost converter plant frequency response (duty to input voltage) at several
equilibrium conditions.
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Figure 3.8: Buck Boost Frequency Response (from d1 to v2)
The plant was also evaluated at several source impedances as in [47] to investigate its effect on
the plant and system stability. According to the maximum power transfer theorem, the maximum power
point occurs when the source impedance is equal to the inverter impedance Zinv = Z∗pv. Neglecting PV
capacitance, this occurs when the source resistance (R0) is equal to the inverter incremental impedance
(vin/iin). PV capacitance is not included in the small signal model because the input capacitance C2 is
much larger, and in parallel with the array capacitance. Figure 3.9 shows the bode diagram of the buck
boost plant with the PV array impedances below, at, and above the maximum power point at a specific
operating condition. Various array conditions have an effect only on low frequency behavior.
3.2.2 Buck Boost Control Synthesis
The control system was designed with consideration of both reference and disturbance inputs.
A third order lag lead controller as in [48] was set with 600 Hz crossover. An internal model resonant
term as in [49] was included such that double line frequency disturbance currents are attenuated.
K1(s) =
Ki(s/ωz + 1)
2
s(s/ωp + 1)2
+
Krs
s2 + ω2r
(3.15)
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Figure 3.9: Small Signal Frequency Response with Various Array Impedances
The open loop frequency response of (3.16), illustrated in Figure 3.10, shows the desired
crossover frequency with 60◦ phase margin and infinite gain at DC and 120 Hz. This plot also illus-
trates how the bandwidth varies with parametric variations of the inductance.
Loop1(s) = H1P1K1 (3.16)
The loop gain was also measured in closed loop operation with the Plexim PLECS loop gain
analysis simulation tool. The average non-linear equation model was implemented for the plant along
with the nominal linear controller. Figure 3.11 shows the response measured in simulation closely
matches the predicted model. The 120 Hz resonance is apparent and the desired crossover is correct.
The loop response was also verified in hardware. An AP Instruments 102B network analyzer
was arranged to perturb the loop in closed loop operation. Figure 3.12 shows how the frequency sweep
signal is injected into the loop along with input/output measurement points. The resultant transfer function
is the negated open loop response (3.17).
vo
vi
= −H1P1K1 = −Loop1 (3.17)
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Figure 3.10: Buck Boost Converter Open Loop Response with Variations in Inductance
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Figure 3.11: Loop Response Measured with PLECS Loop Gain Analysis Block
The closed loop system is then evaluated for robustness with parametric variations of the induc-
tance. As shown in the chapter discussing design of the inductor, the permeability and in turn inductance,
changes with load conditions. The closed loop system associated with reference and disturbances (3.18)
and (3.19) are derived from the expanded control loop diagram of Figure 3.14. Figures 3.15 - 3.19 show
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Figure 3.12: Loop Response Measurement Setup
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Figure 3.13: Measured Open Loop Response
how the closed loop system is affected by variations of inductance.
x˙p
x˙k
x˙f
 =

Ap Bp1Ck 0
0 Ak −BkCf
BfCp 0 Af


xp
xk
xf
+

0
Bk
0
 r +

Bp2
0
0
 i4 +

Bp3
0
0
 i5 +

Bp4
0
0
 i6 +

0
0
Bf
n
(3.18)
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Figure 3.14: Buck Boost Control Loop with Disturbance Details
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Figure 3.15: Closed Loop Tracking of Reference While Subject to Changes in Inductance
y =
[
Cp 0 0
]
xp
xk
xf
 (3.19)
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Figure 3.16: Closed Loop Attenuation of Inverter Disturbance Current i5
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Figure 3.17: Closed Loop Attenuation of Inverter Disturbance Current i6
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Figure 3.18: Closed Loop Attenuation of Input Current Disturbance
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Figure 3.19: Closed Loop Attenuation of Noise
33
3.3 Inverter Control System
As depicted in Figure 3.20, the inverter control system is comprised of a cascaded loop for
regulating the average voltage across the bottom side capacitor (C1) and the grid current wave shape.
3.3.1 Energy Balance Controller
An energy balance controller (K3) was developed to regulate the average value of v1 through
the grid current magnitude reference of both phase legs.
*
1v 3K 3P
3H
1v
3i
2i
*
gI
Figure 3.20: Energy Balance Control Loop
Power balance is applied to determine an appropriate plant. Power absorbed by the grid is as
follows where φ is the phase angle displacement between voltage and current.
pg(t) =
VgIg cos(φ)
2
+
VgIg cos(2ωt+ φ)
2
(3.20)
Also capacitor power is the first derivative of capacitor energy.
pC1(t) =
d
dt
(
1
2
C1v
2
1(t)
)
(3.21)
A transfer function may then be created from (3.20) and (3.21).
P3(s) =
v21
Ig
= − Vg
sC1
(3.22)
The plant is linear when regulating the squared capacitor voltage. A second order lag/lead
regulator (3.23) was set with a 20 Hz bandwidth for this outer loop. Open loop response of (3.24) is
illustrated in Figure 3.21.
K3(s) =
K(s/ωz + 1)
s(s/ωp + 1)
(3.23)
Loop3(s) = H3P3K3 (3.24)
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Figure 3.21: Energy Balance Control System Open Loop Response
The open loop response was validated in simulation. The simulation validation entailed running
the circuit in closed loop with average models of the switching circuit. The grid current, (inner loop)
controllers were active. The input was approximated with a voltage source. A perturbation signal was
injected into the loop in a similar manner as in Figure 3.12. Results of the simulation show most impor-
tantly the desired crossover is correct. Although there is some influence from the current controllers that
is evident.
The loop response was also evaluated in hardware. Figure 3.23 shows results from experiment.
The crossover is slightly below what is predicted. Frequencies below 10 Hz were not attainable with the
experiment because of AC coupling requirements.
3.3.2 Grid Current Plant
At small time scales the inverter can be approximated with constant DC link voltages. The
average model of the switching circuit (Figure 3.24) is shown in Figure 3.25.
The half bridge inverter plants are decoupled and simplified as first order systems.
P2(s) =
i2
vx
=
1
sL2 +R2
(3.25)
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Figure 3.22: Energy Balance Control System Open Loop Response from Simulation
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Figure 3.23: Energy Balance Control System Open Loop Response from Experiment
3.3.3 Grid Current Control Synthesis
Each phase has separate anti-alias filters, Phase Locked Loops (PLL), and current controllers
as shown in Figure 3.26. The PLL provides a sinusoidal wave shape synchronized with the grid; the
magnitude reference is from the outer energy balance loop.
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Figure 3.24: Split Phase Inverter Switching Model
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Figure 3.25: Inverter Average Model
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Figure 3.26: Inner Current Control Loop of One Phase Leg
The average voltage at the power pole (vx), as shown in Figure 2.1, can be influenced by
variations from each of the capacitor voltages. Linear control design is possible when the average
inverter voltage (vx) is precisely synthesized. A modulating function is thus utilized to calculate the
duty from controller output (v∗x) and instantaneous measured capacitor voltages. This essentially rejects
disturbances associated with the capacitor voltages.
vx = d2v2 − (1− d2)v1 ⇒ d2 = vx + v1
v2 + v1
(3.26)
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A proportional resonant controller [49] with grid voltage feed forward was found to work well
with a 400 Hz bandwidth. Although the feed forward can be prone to injecting noise into the loop, it is
important to include this such that starts up transients are not an issue.
K2(s) = Kp +
Kis
s2 + ω20
(3.27)
Loop2(s) = H2P2K2 (3.28)
The current control open loop response (3.28) is shown in Figure 3.27. Once again the open
loop response was validated in simulation and with hardware. The simulation results of Figure 3.28
shows a phase margin greater than predicted. Hardware results indicate the loop is approximately mod-
eled correctly.
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Figure 3.27: Inverter Open Loop Response
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Figure 3.28: Inverter Open Loop Response Simulated
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Chapter 4
EFFICIENCY
An analytic efficiency approximation is presented here. This is a non-trivial task that includes
various aspects of electrical engineering. This study includes power dissipated in the semiconductor and
magnetic elements. First the power semiconductor losses are evaluated. Switching transition energies
are found with several different approaches. Semiconductor conduction losses are also considered.
Results of the semiconductor study are then used to predict junction temperatures of the power switches.
The inductor core and wire losses inductors are also evaluated. Semiconductor and inductor losses are
then combined to show how the proposed converter might perform.
4.1 Semiconductor Transition Energy From Data Sheet
The power semiconductors to be utilized in the study are silicon carbide (SiC), N-channel, en-
hancement mode MOSFETs manufactured by Cree Semiconductor. Some of the data sheet parameters
and symbols are repeated in Table 4.1.
Important information that is necessary to find an analytic solution of switching losses is the
transition energy as a function of current. These plots are provided in the device data sheet at a fixed
800 V drain-source voltage. A polynomial fit was applied to the data to attain an equation for both turn
on and turn off transition energy as a function of current. Alternatively, as presented later, these plots
may also be created from circuit parameters and operating conditions or from direct measurements.
The turn on and turn off equations of Figures 4.1 and 4.2 can be combined into a second order
polynomial that gives the total energy dissipated per switching cycle. This will be used later to determine
Table 4.1: Parameters for Cree CMF10120D
DESCRIPTION SYMBOL VALUE
On state resistance Rds 160mΩ
Gate plateau voltage Vplat 10 V
Gate to source charge Qgs 11.8 nC
Gate to drain charge Qgd 21.5 nC
Reverse recovery charge of body diode Qr 94 nC
Total gate charge Qg 47.1 nC
Internal gate resistance Rg 13.6 Ω
Current rise time tri 14 ns
Current fall time tfi 37 ns
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Figure 4.1: Turn On Transition Energy for Cree CMF10120D
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Figure 4.2: Turn Off Transition Energy for Cree CMF10120D
Table 4.2: Parameters for Cree C4D10120A
DESCRIPTION SYMBOL VALUE
Nominal on-state voltage drop Vf 1.5 V
Reverse recovery charge Qc 66e−9 C
the average power dissipated.
Etot = Eon + Eoff = ai
2 + bi+ c (4.1)
As suggested in [50], a SiC Schottky Barrier Diode (SBD) should be included to bypass the
low performance body diode of the MOSFET. Some of the data sheet parameters for such a diode are
repeated in Table 4.2.
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4.2 Alternative Approach to Determine Switching Transition Energy
If the transition energy plots are not provided, or if it is desirable to utilize an arbitrary current and
voltage, approximation techniques have been developed [51]. This approach mostly entails identifying
transition times.
When a transition occurs, voltage and current overlap results in power dissipated within the
transistor. The plot of instantaneous power is approximately triangular with the peak of the triangle the
product of instantaneous current and voltage. At turn on transition, the triangle base is the sum of
current rise (tri) and voltage fall (tvf ) times. The area of the triangle is the energy dissipated (4.2). This
transition energy equation is an alternative to the polynomial expression of (4.1).
t
fvtrit rvt fit
VI
Figure 4.3: Approximation of Instantaneous Switching Power
Eon =
V I(tri + tfv)
2
(4.2)
To find these transition times it is necessary to look at dynamics of the transistor. Switching
MOSFET characteristics are mostly dictated by the device capacitances of Figure 4.4 [52].
gd
gs
S
G
D
ds
Figure 4.4: Parasitic Capacitances of Power MOSFET
A brief description of the switching process is explained in context of a turn on event. As the
gate voltage increases, current flows into the gate capacitances Cgd and Cgs. Once the gate threshold
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voltage has been reached, drain to source current begins to increase. When the gate voltage reaches
the plateau level, the gate current is mostly feeding the Miller (Cgd) capacitor; the voltage across the
device begins to fall at this point. Also the output capacitance (Cds) is discharged during the voltage
fall interval. Once the switch is fully on, the gate voltage begins to increase again to its final value. The
sequence is depicted in Figure 4.5 in terms of stored charge [53]. The current rise time is associated
with Qgs2 and the voltage fall time is associated with Qgd.
www.irf.com 7
Vds
Vgs
Id
Vgs(th)
Qgs1 Qgs2 Qgd Qgodr
Fig 16.   Gate Charge WaveformFigure 4.5: MOSFET Turn On Behavior
The current rise time is often provided in the data sheet as tri. The rise time could also be
measured. Or, if available, the rise time can be found as a change in charge Qgs2 after the threshold
has been reached until the plateau region (4.3). This charge is however not always provided in the data
sheet.
tri =
Qgs2
Igate
(4.3)
The gate current Igate is found from the driver voltage, gate resistor, and plateau voltage.
Igate =
Vdrive − Vplat
Rg
(4.4)
The voltage fall time (tfv) can be approximated from the gate current, Miller capacitance, and
drain-source voltage change (4.5). A slightly more detailed version that includes voltage dependent
capacitance is described in [51]. Or the fall time can be found from a change in Miller charge as a result
of the gate current (4.6).
tvf = (VQ3_on)
Cgd
Igate
(4.5)
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tvf =
Qgd
Igate
(4.6)
Once the transition times are known, the transition energy can be found from the triangular
approximation (4.2). Turn off transitions are similar with the exception that the drain to source capacitor
charge is not dissipated at turn off.
4.3 Buck Boost Semiconductor Losses
Power dissipated in switching transistors are mostly associated with switching and conduction
losses.
First a few equations for the bi-directional buck boost converter of Figure 4.6 are listed. These
are needed to determine various steady state (large signal) circuit parameters for the semiconductor
study. The input current is Iin, and in steady state, the load current is the same as output current Iout.
2
1
1
1
1
1
1
1
1 1 in
1 1out
1Q
2Q
Figure 4.6: Basic Bi-directional Buck Boost Converter
The voltages, currents, and average inductor current are related in a large signal (DC) sense to
the input average duty ratio signal D1.
V1
V2
=
D1
1−D1 ⇒ D1 =
V1
V1 + V2
(4.7)
Iout
Iin
=
1−D1
D1
(4.8)
I1 =
Iin
D1
(4.9)
Where D1 ∈ [0, 1]
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Furthermore, as discussed in Chapter 2, the inductor current ripple (peak-peak magnitude) is a
function of duty ratio, switching frequency, inductance, and input voltage.
∆I1 =
(
V2
L1
)(
D1
fsw
)
(4.10)
The inductor average and ripple current are later used to determine voltages and currents across
the semiconductor at various switching transition instants.
4.3.1 Buck Boost Conduction Losses
The average conduction loss over the switching cycle is found by averaging the instantaneous
power dissipated in each transistor over a switching cycle [51]. The solution of the integral includes the
transistor’s RMS current.
PQ1_cond =
1
Tsw
∫ Tsw
0
Rdsi
2
Q1(τ)dτ = RdsI
2
Q1_rms (4.11)
When the inductance is sufficiently large, the current waveform approximates a square wave.
The RMS current of a square wave is a function of the magnitude and duty.
IQ1_rms = I1
√
D1 (4.12)
The duty ratio is different for the bottom side transistor (Q2).
IQ2_rms = I1
√
1−D1 (4.13)
Once the RMS current is known, the conduction power dissipated can be found from (4.11).
However the on state resistance is not exactly constant over operating temperatures. If the datasheet
provides sufficient information, a method discussed in [51] may be applied to approximate the on state
resistance as a function of junction temperature.
Rds(Tj) = Rds(25
◦C)
(
1 +
k
100
)Tj−25◦C
(4.14)
4.3.2 Buck Boost Switching States
Before investigating switching losses for the bi-directional buck boost converter, it is necessary
to identify the three different operating modes. The direction of current through the inductor at transition
instant differentiates the modes.
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Figure 4.7: Experiment Results of Inductor Current (trace 2), Q2 Current (trace 3), and Q2 Voltage (trace
4) with Positive Current Transitions
The first case to consider is when the inductor current is positive at both transitions. Induc-
tor current experiment results are shown in Figure 4.7, and the corresponding switching sequence is
illustrated in Figure 4.8.
The bottom switch (Q2) always experiences hard switched transitions (non-zero current and
voltage at switching instant). The top switch (Q1) always experiences Zero Voltage Switching (ZVS)
because of the anti-parallel diode is conducting before and after switching events.
Switch and diode currents at instant of transition are given by (4.15) and (4.16). The transition
voltage (when applicable) is always the sum of both capacitor voltages.
IQ1_on = IQ2_off = I1 −
∆I1
2
(4.15)
IQ1_off = IQ2_on = I1 +
∆I1
2
(4.16)
VQ1_on = VQ1_off ≈ 0 (4.17)
VQ2_on = VQ2_off = V1 + V2 (4.18)
In the next case, the instantaneous inductor current changes direction; Q1 switches on at neg-
ative current and Q2 switches on at positive current. This is depicted in Figure 4.9. The switching states
and associated current paths are shown in Figure 4.10.
Both transistors turn on at zero voltage yet experience hard switched turn off transitions. Neither
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Figure 4.8: Buck Boost Inductor Current Positive at Both Transitions
Figure 4.9: Experiment Results of Inductor Current (trace 2), Q2 Current (trace 3), and Q2 Voltage (trace
4) with Positive and Negative Current Transitions
of the diodes experience reverse recovery losses in this mode.
IQ1_on = IQ2_off = I1 −
∆I1
2
(4.19)
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Figure 4.10: Buck Boost Switch States with Both Positive and Negative Transitions
IQ1_off = IQ2_on = I1 +
∆I1
2
(4.20)
VQ1_on = VQ2_on ≈ 0 (4.21)
VQ1_off = VQ2_off = V1 + V2 (4.22)
The last case is similar to the first with opposite current direction. Figure 4.11 shows the current
waveform from experiment.
Figure 4.12 illustrates the switching sequence. The bottom side transistor (Q2) experiences
ZVS at both transitions.
IQ1_on = IQ2_off = I1 −
∆I1
2
(4.23)
IQ1_off = IQ2_on = I1 +
∆I1
2
(4.24)
VQ1_on = VQ1_off = V1 + V2 (4.25)
VQ2_on = VQ2_off ≈ 0 (4.26)
In practical closed loop operation when the PV array is feeding current, the average buck boost
inductor current is negative and equal to the input current. Furthermore the current includes a double
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Figure 4.11: Experiment Results of Inductor Current, Q2 Current, and Q2 Voltage with Negative Current
Transitions
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Figure 4.12: Buck Boost Inductor Current Negative at Both Transitions
line frequency component as illustrated in Figure 4.13. Thus the circuit is usually operating in case three
(predominantly negative current).
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Figure 4.13: Buck Boost Inductor Current Under Normal Operating Condition
4.3.3 Buck Boost Switching Losses
Once the operating mode has been identified, the corresponding instantaneous currents and
voltages at transition instant can be determined. With the transition voltages/currents, the transition
energies can be found.
Reverse recovery energy is also dissipated when diodes transition from conducting to blocking
current [54]. The reverse recovery charge (Qc) is usually provided in the data sheet and from this, the
recovery energy can be found.
Ediode = QcVds (4.27)
Furthermore, energy is dissipated in the gate drive circuit. Once again this energy can be found
as a change of stored charge [53]. The drive voltage is represented in (4.28) as V +g and V
−
g for positive
and negative states respectively.
Edrive = Qg ∗ (Vg+ − Vg−) (4.28)
Finally the net average switching power loss per device is the product of total transition energy
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dissipated and switching frequency.
Psw = (Eon + Eoff + Ediode + Edrive)fsw (4.29)
4.4 Inverter Semiconductor Losses
This section presents investigations of switching and conduction losses for the split phase in-
verter of Figure 1.18. This method is borrowed from [55].
The average duty signals of the inverter power pole transistors have both DC and AC compo-
nents. M ∈ [0, .5] is the modulation index, Θ = ωt is the instantaneous phase angle, and Φ is the phase
angle displaced term relative to the inductor current.
d2 =
1
2
(1 +M sin(Θ + Φ)) (4.30)
d3 =
1
2
(1−M sin(Θ + Φ)) (4.31)
It is also assumed the average inverter inductor current is sinusoidal.
i2 = Ig sin(Θ) (4.32)
4.4.1 Inverter Conduction Losses
The first step in determining conduction losses is to find the RMS current. Over one fundamental
cycle, the RMS current is as follows.
IQ3_rms =
√
1
2pi
∫ 2pi
0
i22d3dΘ (4.33)
After inserting 4.31 and 4.32 into 4.33 and simplifying, the RMS current is found to be indepen-
dent of displacement angle and modulation index.
IQ3_rms =
√
I2g
4
(4.34)
The conduction power dissipated in one of the transistors is then just a function of RMS current
and on state resistance.
PQ3 = RdsI
2
Q3_rms =
RdsI
2
g
4
(4.35)
Each transistor experiences the same power dissipation, thus the net conduction loss for both
split phase inverters is:
Pcond = RdsI
2
g (4.36)
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4.4.2 Inverter Switching States
The switching sequence for both half bridge inverters is show in Figure 4.14 for a balanced
operating mode and positive current in L2. Diagonal transistor pairs are essentially conducting at the
same time.
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Figure 4.14: Split Phase Inverter Switching States and Currents in Balanced Operation
4.4.3 Inverter Switching Losses
The switching losses are approximated here in a similar manner as in [51], [55], and [56]. The
switching losses are found by averaging the high frequency average power loss over half the fundamental
wave.
Psw =
1
pi
∫ pi
0
fsEtot(i)dΘ (4.37)
Where Etot is the polynomial expression for the sum of turn on and turn off switching energies
as a function of instantaneous current: (4.1) or (4.2). The high frequency average switching power
dissipated over a switching cycle is the product of the total transition energy Etot and the switching
frequency. Combining (4.37), (4.32), and (4.1) gives the long term average power dissipated as a function
of switching frequency and peak current.
Psw =
1
pi
∫ pi
0
fs
(
aI2g sin
2(Θ) + bIg sin(Θ) + c
)
dΘ =
fs(
aI2gpi
2 + 2bIg + cpi)
pi
(4.38)
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The total inverter switching power dissipated is only two times this because at any instant two
of the transistors are soft switched. It can be noted from Figure 4.14 that Q4 and Q5 experience ZVS.
This is because the transistor’s body diodes are forward biased before and after the device is switched.
Similarly when the current is negative in L2, Q3 and Q6 will experience ZVS.
4.5 Power Semiconductor Thermal Analysis
The thermal analysis here is common approximation technique where the thermal system is
modeled as an electric circuit [57]. Temperature is analogous to voltage, power is analogous to current,
and thermal mass behaves like a capacitor with units of energy/temperature. Thermal resistance has
units of temperature/power.
The Cauer representation of the thermal circuit [58], illustrated in Figure 4.16, approximates
thermal dynamic behaviour. The power dissipated in each semiconductor is represented by the current
sources i1 − i6. The network includes junction to case resistances RJC , case thermal capacitances
CC , case to heat sink resistances RCS , heat sink thermal capacitance CS , and heat sink to ambient
temperature resistance RSA. It is important to note that the ground in this circuit is actually ambient tem-
perature so the voltages just represent temperature rise. The parameters utilized in the implementation
are listed in Table 4.3. The values were obtained from the data sheets provided by the manufacturers of
the semiconductors, insulators, and heat sinks. The units were adjusted as necessary to represent the
actual thermal system of Figure 4.16.
Figure 4.15: Thermal System to be Investigated
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Figure 4.16: Thermal Model Network Approximation
Table 4.3: Parameters for Thermal Analysis
DESCRIPTION SYMBOL VALUE
Cree CMF10120D RJC .66 C◦/W
Cree CMF10120D CC 1.57 J/C◦ [59]
Wakefield 1703 (2" segment) RSA 1.4 C◦/W
Wakefield 1703 (2" segment) CS 416.2 J/C◦
Bergquist SIL-PADK10 (50 PSI and TO-247 package) RCS .807 C◦/W
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The circuit is a linear system; the outputs are the voltages (junction temperatures) at each power
semiconductor.
v˙1
v˙2
v˙3
v˙4
v˙5
v˙6
v˙7

=

−1
RCSCC
0 0 0 0 0 1
RCSCC
0 −1
RCSCC
0 0 0 0 1
RCSCC
0 0 −1
RCSCC
0 0 0 1
RCSCC
0 0 0 −1
RCSCC
0 0 1
RCSCC
0 0 0 0 −1
RCSCC
0 1
RCSCC
0 0 0 0 0 −1
RCSCC
1
RCSCC
1
RCS
1
RCS
1
RCS
1
RCS
1
RCS
1
RCS
−
(
6
RCS
+ 1
RSA
)


v1
v2
v3
v4
v5
v6
v7

+

1
CC
0 0 0 0 0
0 1
CC
0 0 0 0
0 0 1
CC
0 0 0
0 0 0 1
CC
0 0
0 0 0 0 1
CC
0
0 0 0 0 0 1
CC
0 0 0 0 0 0


i1
i2
i3
i4
i5
i6

(4.39)

v8
v9
v10
v11
v12
v13

=

1 0 0 0 0 0 0
0 1 0 0 0 0 0
0 0 1 0 0 0 0
0 0 0 1 0 0 0
0 0 0 0 1 0 0
0 0 0 0 0 1 0


v1
v2
v3
v4
v5
v6
v7

+

RJC 0 0 0 0 0
0 RJC 0 0 0 0
0 0 RJC 0 0 0
0 0 0 RJC 0 0
0 0 0 0 RJC 0
0 0 0 0 0 RJC


i1
i2
i3
i4
i5
i6

(4.40)
The system was solved with the circuit at full power and at a worst case PV voltage. The plot
of Figure 4.17 shows how the junction temperature of each semiconductor increases as the heat sink
warms up. It can be seen the junction temperature is well below the maximum permitted 125◦C.
4.6 Core Losses with Steinmetz Method
Predicting performance of power converter magnetic components is difficult, especially if per-
formance plots are not available. In particular the core losses are rather complicated. According to [60],
common techniques to model the core losses include the Steinmetz equation, a loss map from measure-
ments, hysteresis models, and analytic separation of eddy current and hysteresis components.
The empirical method used here is the Steinmetz equation (4.41) [60]. This equation groups the
hysteresis and eddy current losses together. The equation gives power loss per unit volume (Pv) in units
of mW/cm2 as a function of peak flux density in kG and frequency in kHz. The constants γ, α, and β
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Figure 4.17: Junction Temperature of Each Power Semiconductor
may be determined from measurements as described later or from the manufacturer’s data sheet.
Pv = γf
αBˆβ (4.41)
This equation is however only valid for sinusoidal waveforms. The Modified Steinmetz Equation
(MSE) [61] is a variation to accommodate non-sinusoidal waveforms. This reference identifies an “aver-
age rate of remagnitization” rather than frequency as the key parameter of core losses. The equivalent
frequency is then a function of the average change in flux density squared over one switching cycle.
Where ∆B = Bmax −Bmin.
feq =
2
∆B2pi2
∫ T
0
(
dB
dt
)2
dt (4.42)
For a basic triangular waveform centered about zero as in Figure 4.9, the equivalent frequency
is as follows.
feq =
8
pi2T
(4.43)
The power per volume (Pv) is a function of this equivalent frequency and the waveform fre-
quency. The constants are the same Steinmetz parameters from the sinusoidal version (4.41).
Pv = f
(
γfα−1eq Bˆ
β
)
=
γ
T
(
8
pi2T
)α−1
Bˆβ (4.44)
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The peak flux density for square wave excitation can be found from Faraday’s law.
Bˆ =
108VonT
2AN
=
108Vond
2ANfsw
(4.45)
Where Bˆ is the peak flux density in Gauss, Von is the voltage applied across the coil, N is the
number of turns, A is cross sectional area in cm2. T is the length of time in seconds for which the voltage
is applied.
Unfortunately the Steinmetz parameters are not constant as the DC bias of flux density changes.
As previously illustrated in Figure 4.13, the DC bias is not constant in this application. Reference [61]
investigates the effect of DC bias and indicates this is an open problem to be solved. One possible way to
accommodate DC bias is to modify the non exponent Steinmetz parameter for various premagnetization
points [61].
4.7 Identifying Steinmetz Parameters
The modified Steinmetz equation (4.44) requires parameters from the sinusoidal version. These
can be found from measurements. The details are explained here.
First an accurate measurement setup as described in [62] is required. This includes a power
amplifier to energize the core, an accurate current and voltage sensor to measure power fed to the circuit,
and a voltage sense winding to measure flux density.
At several frequencies the flux density should be swept and average input power measured
at each point. The β exponent of (4.41) can be found from two different flux density data points at a
constant frequency.
β =
log(P2)− log(P1)
log(B2)− log(B1) (4.46)
Next the excitation voltage should be held constant while the frequency is varied. The α expo-
nent can be found from two different frequency measurements at a constant flux density.
α =
log(P2)− log(P1)
log(f2)− log(f1) (4.47)
Finally the constant γ can be found from from a third data point after the other constants have
been determined.
γ =
P
fαBˆβ
(4.48)
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4.8 Characteristics of Selected Inductor
A powdered iron inductor core from Micrometals (E450-2) was selected for both the buck boost
converter and inverter sections of the power circuit. This core is a bit oversized and was chosen to
provide reduced peak flux density and in turn reduced core losses. Important characteristics of the
inductor are listed in Table 4.4.
Table 4.4: Parameters for Micrometals E450-2 Inductor Core
DESCRIPTION SYMBOL VALUE
Inductance factor AL 132 nH/N2
Length of flux path l 22.9 cm
Cross sectional area A 12.2 cm2
Core volume V 280 cm3
Number of turns N 70
Core loss parameter a 4 ∗ 109
Core loss parameter b 3 ∗ 108
Core loss parameter c 2.7 ∗ 106
Core loss parameter d 8 ∗ 10−15
Micrometals provides a curve fit equation for this material to approximate core loss as a function
of peak flux density (Bˆ). This is called the Oliver model [63], and is somewhat like the Steinmetz equation
but with separate terms for hysteresis and eddy current losses. The equation is plotted in Figure 4.18 for
the selected inductor at 50% duty and various input voltages.
Pv =
f
a
Bˆ3
+ b
Bˆ2.3
+ c
Bˆ1.65
+ df2Bˆ2 (4.49)
The inductor was wound with 70 turns to give a net inductance of about 647 µH . The same
inductor configuration was also used for the inverters.
4.9 Buck Boost Inductor Losses
The buck boost inductor losses are a result of both power dissipated in the copper wire and
power dissipated in the magnetic core.
4.9.1 Buck Boost Conduction Losses
The copper wire losses can be found by approximating the wire with an equivalent series resis-
tance. If the inductor is wound with sufficiently small strands, only DC resistance is needed. If not, the
AC resistance should be identified. In this particular application, litz wire with 235 strands of 36 gauge
wire was utilized.
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Figure 4.18: Oliver Core Loss Model of Selected Inductor
Equations for the average DC offset (I1) and peak to peak ripple (∆I1) are listed here. The
current direction reference is from Figure 3.5. DC link currents drawn by the inverter are given the
symbol Iinv.
Iinv =
Pin
V1 + V2
(4.50)
I1 = −I4 − Iinv
D1
= − (I4 − Iinv)(
V1
V1+V2
) (4.51)
∆I1 =
V1V2
(V1 + V2)fswL1
(4.52)
Current in the buck boost converter is triangular with a DC offset. The RMS current of such a
wave-shape is a function of the average and peak-peak current ripple [64].
I1_rms =
√
I21 +
(
∆I1
2
√
3
)2
(4.53)
The conduction power dissipated can then be found from Watts law.
PL1_cop = I
2
1_rmsR1 (4.54)
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4.9.2 Buck Boost Core Losses
The buck boost core losses are fairly straight forward. The peak flux density over a switching
cycle is a function of link voltages, switching frequency, and inductor parameters.
Bˆ =
108
(
V2V1
V2+V1
)
2ANfsw
(4.55)
This can then be inserted into (4.49) to attain a closed form core loss equation for the buck
boost converter.
4.10 Inverter Inductor Losses
The inverter inductor losses are a result of both power dissipated in the copper wire and power
dissipated in the magnetic core.
4.10.1 Inverter Conduction Losses
Conduction losses of the buck boost converter can be found from Watts law using the RMS
current and DC wire resistance.
4.10.2 Inverter Core Losses
The inverter core losses are evaluated in a slightly different approach than for the buck boost
converter. Specifically it will be shown how variable grid voltage causes the switching frequency core
losses to be significantly reduced. This analysis is essentially following the approach in [65]. The dis-
cussion will be in context of L2 from the following image. The duty signal (d2) can vary from zero to one.
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Figure 4.19: Inverter Power Circuit
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The instantaneous voltage across the inductor is the difference between the DC link voltage and
grid voltage: vL2 = V2 − v5. Also the instantaneous grid voltage is about equal to the control voltage
and so the duty is approximately as follows.
d2 ≈ v5 + V1
V2 + V1
(4.56)
Inserting these relationships into Faraday’s equation (4.45) gives the peak flux density as a
function of instantaneous grid voltage (v5).
Bˆ =
108(V2 − v5)
(
v5+V1
V2+V1
)
2ANfsw
(4.57)
The peak flux density can then be inserted into the power loss equation (4.49) to show how in-
stantaneous power is dissipated over a fundamental period. The ripple current and flux density changes
throughout a fundamental cycle. The maximum peak flux density occurs when the duty is one half; this
corresponds to zero average output voltage. Figure 4.20 illustrates these waveforms and the average
power dissipated in the inverter cores.
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Figure 4.20: Instantaneous and Average Core Losses of Inverter Inductor
4.11 Frequency Dependence of Efficiency
The net converter efficiency is dependent on the switching frequency because transistor switch-
ing and inductor core losses are frequency dependent. From equation (4.29) illustrated in Figure 4.21
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it is obvious switching losses increase with increased frequency. However the core losses reduce as
frequency increases. This is because the peak flux density reduces with increased frequency. A plot of
equation (4.49) that includes frequency dependent flux density (4.55) is illustrated in Figure 4.22.
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Figure 4.21: Switching Losses of Buck Boost Converter as Function of Frequency
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Figure 4.22: Core Losses as a Function of Frequency
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An experiment was conducted to find an optimal switching frequency. The converter of Figure
2.1 was run open loop with the buck boost duty ratio at 50%. The modulation index of both inverters
was set constant at .34. LC filters and resistive loads of about 24 Ω were placed at the output of each
inverter. The input voltage was ramped from 200V to 475V . At the maximum input voltage the circuit was
supplying approximately rated power of 1kW . The experiment was repeated at five different frequencies
and efficiency was measured at each operating point. The results shown in Figure 4.23 indicate the
optimal frequency is 40 kHz with an average efficiency of 95.3 %. It should be noted that the accuracy
of this particular experiment is rather poor.
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Figure 4.23: Measured Efficiency as Function of Input Voltage for Several Switching Frequencies
4.12 Complete Efficiency
The net efficiency (η) was evaluated analytically at a switching frequency of 40 kHz.
η =
Pin − Pdiss
Pin
(4.58)
Where Pdiss is the sum of power dissipated in inductors and semiconductors.
Pdiss = PL1 + PL2 + PL3 + PQ1 + PQ2 + PQ3 + PQ4 + PQ5 + PQ6 (4.59)
Figure 4.24 shows the analytic prediction of efficiency. Figure 4.25 illustrates power dissipated in
each component at a particular operating condition. The buck boost inductor has the greatest dissipation
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because of the large RMS current through the component. The buck boost transistor Q2 is dissipating
the least power because it is mostly soft switched.
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Figure 4.24: Predicted Efficiency at Various Input Voltages
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Chapter 5
SIMULATIONS
Many simulations were conducted using Plexim PLECS toolbox within the Matlab/Simulink en-
vironment. The simulated circuit was configured to match the actual hardware experiment as close as
possible. A script as in [66] was configured to assist in the development process and load appropriate
systems and constants into the Matlab workspace.
The purpose of these simulations was first and foremost to ensure basic functionality under
a variety of conditions. This included validation of the control systems, and component stress. The
inverter and buck boost converter were each evaluated separately, then combined as a single system.
The converter was evaluated at minimum and maximum input voltages and at zero and full power. Most
of the simulations entailed relatively slow voltage or power ramps. A few results are presented and
discussed here.
5.1 Buck Boost Converter Simulated
The buck boost converter was first simulated in closed loop operation separate from the inverter
section. Figure 5.1 shows the power circuit simulation schematic. The current source ix represents the
disturbance current of the inverter section. Figure 5.2 illustrates the control loop. It is comprised of a
basic linear control system to regulate the voltage across the top side capacitor (v2) while subject to
input current disturbances. Figure 5.3 shows the state variables at startup. Control of the input voltage
appears to be functioning appropriately. The initial large transient of v2 is caused by initialization of the
low pass filter H1. The bottom side capacitor voltage (v1) is unregulated and settles to an equilibrium
after a while. Although not shown in this figure, the control system was also verified in presence of
disturbances.
5.2 Inverter Simulated
Similarly, the inverter was also simulated as a separate circuit decoupled from the DC-DC con-
verter. The DC link was established with a DC voltage source and the inner current loops were activated.
The power circuit and control loops are shown in Figures 5.4 and 5.5 respectively.
Figure 5.6 shows results from one of the phases. The top trace is the grid voltage. The bottom
trace shows the phase current superimposed upon the reference. The reference is tracked well with zero
steady state error. Although not shown, input disturbance rejection was also verified.
65
Figure 5.1: Power Circuit of Buck Boost Converter Simulation
Figure 5.2: Control Loop of Buck Boost Converter Simulation
5.3 Complete System Simulated
The complete system was then simulated to evaluate functionality and transient behavior. Fig-
ures 5.7 and 5.8 show the power circuit and control loops as configured within the simulation environ-
ment.
First startup transient behavior was evaluated. In Figure 5.9 the capacitor voltages are shown
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Figure 5.3: Buck Boost Converter Simulation Results
A
i2_1
line1
i2_2 2
i2_2
3
line1
line1
‹1›
inv_gate1
line24
line2
line2
V 3
vgrid
Scope
V
V
Scope1
A
i2_2
i2_1 1
i2_1
‹2›
inv_gate2
A
A
A
Scope2
Scope3
Scope4
Figure 5.4: Power Circuit of Inverter Simulation
along with average buck boost inductor current, and average grid currents. Initially the circuit is attached
to the grid with the buck boost converter running at 50 % duty ratio. At .1 seconds, the inverter control
system is started to regulate the bottom side capacitor voltage at 200 V . At .3 seconds, the buck boost
controller is activated to regulate the top side capacitor voltage (v2) equal to the bottom side capacitor
voltage. This does not change much because there is no power flowing at that moment. At .4 seconds,
one amp of input PV current is applied which results in current fed to the grid. The simulation shows
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Figure 5.5: Control Loop of Inverter Simulation
Figure 5.6: Inverter Simulation Results
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Figure 5.7: Simulation Schematic of Complete Power Circuit
correct functionality. In particular, inrush and controller start up transients are not excessive and also
the double line frequency currents are absorbed by C1 only. However, it is also evident the capacitor
68
v2 control
v2_ref
v2
on
Out1
grid source
shape1
shape2
L1
L2
current control1
mag_ref
sine_shape
grid_voltage
grid_current
v1
v2
duty
grid_current_ave
current control
mag_ref
sine_shape
grid_voltage
grid_current
v1
v2
duty
grid_current_ave
carrier source
1
2
3
Switch
 >= 
d
carrier
on
pwm
d
carrier
on
pwm
d
carrier
on
pwm
v1_ref
v1
Out1
H2
H2
[inv_gates1]
[i3]
[bb_on]
[i4]
[i1]
[v2]
[v1]
[i_N]
[i1_ave]
[i3_ave]
[current_mag_ref]
[bb_gates]
[i2]
[L2]
[i2_ave]
[shape2]
[shape1]
[bb_carrier]
[inv_carrier2]
[inv_carrier1]
[inv_on]
[L1]
[inv_gates2]
[cap_vref]
-1
[v1]
[v2]
[i4]
[L1]
[v1]
[i_N]
[i3]
[i2]
[cap_vref]
[cap_vref]
[i4]
[i1]
[v2]
[v1]
[v1]
[L2]
[L1]
[i3]
[i2]
[i2]
[i3]
[i1]
[bb_on]
[v2]
[bb_gates]
[shape1]
[shape2]
[i2]
[L1]
[current_mag_ref]
[inv_on]
[inv_carrier2]
[inv_carrier1]
[i3]
[L2]
[bb_carrier]
[inv_on]
[current_mag_ref]
[shape2]
[shape1]
[inv_gates2]
[inv_gates1]
[L2]
[v2]
[cap_vref]
[v2]
[v1]
250
0
800
1
i4
line1
line2
inv_gate1
inv_gate2
bb_gates
rly1
rly2
v1
v2
i1
i2
i3
ilink
i_N
PLECS
Circuit
Student Version of MATLAB
Figure 5.8: Control Loops of Complete System Simulation
voltages are sensitive to stepped current disturbances. This is a result of relatively small capacitance on
the DC link and may be an issue with quickly changing solar irradiance.
Figure 5.9: Start Up Dynamics of Complete System
In another simulation of the complete circuit, the input voltage is ramped from 200 V to 550 V
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then back. The bottom side capacitor voltage reference is set equal to the input voltage reference and
the input current is held constant at one amp.
Figure 5.10 shows the circuit’s average state variables from this simulation. This is a test of the
link voltage regulators. Once again the circuit appears to be functioning correctly.
Figure 5.10: Complete System Voltage Ramp Simulation with Constant Input Current
The voltage ramp simulation was repeated although this time with the bottom side capacitor
voltage held constant at 200 V . This circuit condition is desirable such that the transistors are not
exposed to excessive voltages of both DC links at maximum. Time domain plots are shown in Figure
5.11 and the low frequency spectrum is shown in Figure 5.12. The system again appears to functioning
appropriately with the grid current spectrum predominately fundamental. This is an important aspect to
be evaluated because of possible DC grid currents from an unbalance DC link.
Several other simulations were conducted. Figure 5.13 shows results from the voltage ramp
simulation repeated. This time the input power is held constant at 1 kW .
Figure 5.14 shows simulation results where the input power is ramped from zero to full power
with the DC link voltages held constant. A useful result found from the full power simulations is that the
average bottom side capacitor voltage should not be set below 250 V .
70
Figure 5.11: Complete System Simulation Results with Bottom Side Capacitor Regulated Constant and
Constant Input Current
Figure 5.12: Low Frequency Spectrum of State Variables During Ramp Conditions with Unbalanced DC
Link
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Figure 5.13: Complete System Voltage Ramp Simulation at Constant Full Power
Figure 5.14: Complete System Power Ramp Simulation at Constant Link Voltage
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Chapter 6
IMPLEMENTATION and TEST RESULTS
Finally to prove the concept a hardware prototype was constructed. The target specifications
are listed in Table 6.1 below.
Table 6.1: Planned Prototype Specifications
Total output power 1000 V A
Output voltage (each phase) 120 VRMS
Output current (each phase) 4.17ARMS
Efficiency estimate 96 %
Max input power 1041.67W
Min input voltage 200 VDC
Max input voltage 550 VDC
Max input current at max input voltage 1.89ADC
Max input current at min input voltage 5.21ADC
6.1 Circuit Boards
A custom power board was drafted for the application. The four layer printed circuit board
(PCB) was built with two ounce copper on the outer layers and one ounce copper on the inner layers. A
screenshot of the PCB from the drafting software is shown below in Figure 6.1.
The power board includes the power components, gate drive/power supplies, signal condition-
ing, fault detection, and a wireless communication module. Two ribbon cables link the power board with
the control board.
6.2 Digital Signal Controller and Firmware
The control system was implemented on a Texas Instruments signal controller (TMS320F28335)
with the EZ-DSP development board from Spectrum Digital. This is a floating point processor; however
fixed point math libraries were utilized because they were found to be much quicker. The input/output
pin map can be found in Appendix B.
The code was developed within TI’s Code Composer Studio version 3.3 in the C language.
Several different programs were defined using preprocessor directives. The definitions are explained in
Table 6.2.
Each block of code utilizes a similar outer layer finite state machine (Figure 6.2). In OFF state,
variables and references are initialized, and a push button is polled at a low frequency looking for the
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Figure 6.1: Power Circuit Printed Circuit Board
Table 6.2: Firmware Program Selection
BB_OPEN Buck boost converter open loop, inverters off
BB_CLOSED Buck boost converter closed loop, inverters off
INV_OPEN1 Inverters open loop at constant modulation index, buck boost at 50% duty
INV_OPEN2 Inverters open loop, locked to grid (relays open), buck boost at 50% duty
INV_CLOSED Inverters closed loop, buck boost converter at 50% duty
BOTH_CLOSED Both loops closed
COMISSION For checking out board and ADC calibration
DOUBLE_PULSE For double pulse experiment
start signal. Once a start has been initiated the system switches to INIT1 state. In this mode, appropriate
converters are started and in some cases the PLL is locked to the grid for a short period of time. Upon
leaving this mode, the controllers are started and the mode changes to INIT2 then to mode RUN. INIT2
is a second initialization step if needed. Within RUN mode, the control loops are closed and the push
button is polled looking for turn off signal. Furthermore the low frequency timer also triggers data sent to
the wireless communication module for display on a remote terminal.
The flow chart for normal closed loop operation is shown in Figures 6.3 and 6.4.
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6.3 Experimental Results
An experiment was conducted in which the circuit was first connected to the grid with all control
loops closed. A current source was applied at the input representing the PV array. The hardware
configuration is illustrated in Figures 6.5, 6.6, and 6.7
After some troubleshooting, complete functionality was finally validated. The circuit maintained
75
Set ADC flag
Scale and store 
analog samples
Acknowledge/clear 
interrupt
Stop DCDC 
converter
Stop inverter
Change state to 
STOP
Capture source of 
fault
Acknowledge/clear 
interrupt
Start ADC 
sequence 1
Acknowledge/clear 
interrupt and event
Set calculation 
time indicater
ADC 
Sequence 1 
PWM1 
Trip Zone
PWM1
Period
Set timer flag
Timer 0
Acknowledge/clear 
interrupt
Figure 6.4: Flow Chart for Interrupts
power balance appropriately and fed current into the grid as expected.
Figure 6.8 shows the grid voltages and currents of each AC phase leg. The current includes
some switching ripple because it is just an inductor filter. The corresponding simulations of Figure 6.9
shows sufficient match.
In Figure 6.10, the link voltages are illustrated in traces one and two corresponding to v1 and v2
respectively. The bottom side capacitor is buffering the double line frequency power as desired while the
input voltage is tightly regulated. The corresponding simulation results are shown in Figure 6.11.
The buck boost inductor current of Figure 6.10 show some occasional spikes. These are the
result of a periodic instability. Under certain conditions theses spikes were rather large and caused the
inductors to emit significant audible noise. This instability is a result of the high bandwidth of the buck
boost converter. As discussed in the chapter about the buck boost control system, the inductance varies
with load conditions. The bandwidth and also phase margin are time varying. Under extreme conditions,
the buck boost converter is unstable and the duty ratio saturates. This is an issue to be addressed. Some
effort was made to correct the problem. Specifically a higher order controller with lower bandwidth was
verified in simulation. However there was not enough processor time available to verify it in hardware.
Finally efficiency was measured at several input voltages. Results are shown in Figure 6.12.
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Weighted California Energy Commission (CEC) efficiency [67] is given by equation (6.1). Table 6.3 gives
the measured CEC efficiency at several input voltages with the bottom capacitor voltage regulated at
250 V . The measured efficiency is similar in shape, but better than predicted.
η = .04η10% + .05η20% + .12η30% + .21η50% + .53η75% + .05η100% (6.1)
Table 6.3: Weighted CEC Efficiency at Several Input Voltages
η200 = 97.3%
η300 = 96.9%
η400 = 96.4%
η475 = 95.9%
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Figure 6.8: Experiment Waveforms: Line 1 Current, Line 1 Voltage, Line 2 Current, Line 2 Voltage
Figure 6.9: Simulation Waveforms: Line 1 Current, Line 1 Voltage, Line 2 Current, Line 2 Voltage
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Figure 6.10: Measured Link and Input Waveforms: Input Voltage (v1), Bottom Side Capacitor Voltage
(v2), Buck-Boost Inductor Current (i1), Input Current (i4)
Figure 6.11: Simulations of Link and Input Waveforms: Input Voltage (v1), Bottom Side Capacitor Voltage
(v2), Buck-Boost Inductor Current (i1), Input Current (i4)
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Figure 6.12: Efficiency Measurements at Several Input Voltages
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Chapter 7
CONCLUSION
An original PV array inverter circuit and control system was discussed, simulated, and tested in
hardware. Before introducing this new topology, the issues to be addressed were first presented. This
included background discussion and literature review of single phase transformerless PV inverters and
power decoupling of such inverters.
The proposed topology and control system were then presented as a solution. Other variants
were also briefly mentioned. The power circuit of this study is comprised of a bi-directional buck boost
converter and two half bridge inverters. The buck boost converter establishes a net DC link that is
at most twice the input voltage. One of the capacitors of the buck boost converter absorbs double line
frequency power pulsations; the other buck boost capacitor is at the input voltage potential and regulated
constant. The half bridge inverters are fed by the net DC link from the buck boost converter. The two half
bridge inverters create an alternating current to feed power into a balanced or unbalanced split phase
residential type electric system.
The proposed circuit has numerous efficiency, reliability, and cost benefits compared with ex-
isting state of the art. Most importantly, elimination of the transformer results in a simpler circuit that is
more efficient and less expensive than traditional inverters with line frequency transformers. The circuit
exhibits zero leakage ground currents as a result the PV terminal’s constant common mode potential
relative to earth. Thus a large and expensive common mode filter is not needed. Also elaborate and
risky switching sequences are not necessary. Reliability enhancement is made possible through the
use of small film type capacitors and passive power decoupling on the DC link. Furthermore the circuit
has fewer semiconductors than comparable transformerless inverters. This topology is realizable in an
efficient way with silicon carbide transistors.
The energy storage elements were first carefully selected for the particular application. The
primary objective was to design the circuit with low capacitance on the DC rails to permit the use of more
reliable film type capacitors. The inductors were designed for low core and copper losses.
A unique control system was then developed to attain the desired operational and performance
characteristics. The input voltage regulator was arranged to track DC references from the Maximum
Power Point Tracking (MPPT) algorithm. The input voltage regulator also attenuates double line fre-
quency currents with a resonant term. The bottom side capacitor voltage regulator was configured with
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a low bandwidth to track only the DC reference and permit double line frequency voltage ripple for power
decoupling purposes. The grid current control system was configured as a proportional resonant type
to track line frequency current references. The control system along with the power circuit configuration
are the original contributions of this research.
An analytic efficiency analysis was conducted to approximate how the circuit might perform. This
includes losses from semiconductor and magnetic components. Both switching and conduction losses
of the silicon carbide transistors were considered. Core losses of the inductors were approximated with
an empirical formula provided by the manufacturer. The net efficiency was predicted at several operating
conditions. Also losses associated with each individual component were presented graphically. The
efficiency model still needs refinement because it was found to be rather complicated and not very
accurate.
Many simulations were conducted to verify and adjust the design as needed. A design script was
developed concurrently with the simulation development to model the control system, hardware circuit,
and create firmware constants. The buck boost converter and inverters were first simulated separately
while subject to various disturbance and operating conditions. The circuits were then combined as they
would be in the actual prototype. The complete circuit was then simulated and verified under various
voltage and power conditions that might occur in a real application.
An prototype was then constructed to prove the concept. A custom circuit board was drafted
to hold the power semiconductors, power capacitors, signal conditioning, and fault detection circuitry.
The program firmware was implemented on a separate signal controller board. The boards were wired
together along with the magnetic components and after some adjustments complete functionality was
verified up to about 1200 W . Experiment results were close to predicted. The peak measured CEC
weighted efficiency was over 97%. Also an optimal switching frequency was approximated from a series
of experiments.
The primary disadvantage of the topology is that half the DC link voltage follows the maximum
power point of the array. This can lead to large voltage stress and increased inductor/transistor losses
under certain conditions. Also with the bottom side capacitor exhibiting double line frequency voltage
swings when heavily loaded, it is difficult but not impossible to avoid resultant grid current distortions.
There are a few aspects of the circuit that still need improvement. The average voltage across
the bottom side capacitor may be scheduled for optimal performance and further reduction of the re-
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quired bottom side capacitance. A higher order (LCL) grid side filter would result in reduced inductance
requirements for a given harmonic content. Efficiency could be investigated further analytically, with
simulation tools, and in experiment to optimize design trade-offs. A design optimization as in [1] would
be a useful refinement. Anti-islanding features [68] would be necessary for a final product. Furthermore
a efficiency comparison with existing state of the art converters would provide useful information about
the circuit’s viability in the market place. Results indicate this is however a viable and competitive power
converter circuit for string type PV arrays.
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